EPFL Workshop on Logic Synthesis and Emerging Technologies

	Thursday, 28 September 2017		Friday, 29 September 2017
	Session: Opening Keynotes		Session: Approximate Computing and Synthesis
9:00-9:10	Welcome	9:00-9:20	Approximate BDD Optimization
	Giovanni De Micheli (EPFL)		Rolf Drechsler (University of Bremen)
9:10-9:50	Some Implications for Logic Synthesis from the Coming Semiconductor	9:20-9:40	Mapping-aware Logic Synthesis with Parallelized Stochastic Optimization
	Technologies		Zhiru Zhang (Cornell University)
	Antun Domic (Synopsys)		
9:50-10:30	Towards Security without Secrets	9:40-10:00	Deep Learning with Low Precision Hardware: Challenges&Opportunities for Logic Synthesis
	Srini Devadas (Massachusetts Institute of Technology)		Luca Benini (<i>ETHZ</i>)
		10:00-10:30	Discussion
10:30-11:00	Coffee break	10:30-11:00	Coffee break
	Session: Advances in Logic Synthesis		Session: Design with Functionality-Enhanced Devices
11:00-11:20	ABC: The Way It Should Have Been Designed	11:00-11:20	Functionality-Enhanced Devices: An Alternative to Moore's Law
	Alan Mishchenko (University of California, Berkeley)		Pierre-Emmanuel Gaillardon (University of Utah)
11:20-11:40	Advances in Industrial Logic Synthesis	11:20-11:40	Synthesis and DSE Techniques for Matrix-based Ambipolar Logic Architectures
44.40.40.00	Luca Amaru (<i>Synopsys</i>)	44.40 40.00	lan O'Connor (<i>EC Lyon</i>)
11:40-12:00	The Fascinating Properties of MAJority	11:40-12:00	Logic Synthesis for Reconfigurable Transistors
40.00 40.00	Mathias Soeken (EPFL)	40.00 40.00	Akash Kumar (<i>TU Dresden</i>) Discussion
12:00-12:30 12:30-14:00	Discussion Lunch	12:00-12:30 12:30-14:00	Lunch
12.00-14.00	Eunen	12.00-14.00	Lunch
	a la Marsama Compating		2. I Nevel Computing Devediance
44.00 44.20	Session: In Memory Computing	44-00 44-20	Session: Novel Computing Paradigms
14:00-14:20	Logic Synthesis and Automation for Memristive Memory Processing Unit	14:00-14:20	Computation with Structured and Unstructured Networks of Emerging Devices
	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>)		Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>)
14:00-14:20 14:20-14:40	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>) CMOS Compatible 3D Integrated Memristive Memory Array	14:00-14:20 14:20-14:40	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension
14:20-14:40	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>)	14:20-14:40	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>)
	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap		Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis
14:20-14:40 14:40-15:00	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>)	14:20-14:40 14:40-15:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>)
14:20-14:40	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (<i>Technion</i>) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap	14:20-14:40	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis
14:20-14:40 14:40-15:00 15:00-15:30	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (EPFL) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (Penn State) Discussion Coffee break	14:20-14:40 14:40-15:00 15:00-15:30	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break
14:20-14:40 14:40-15:00 15:00-15:30	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials	14:20-14:40 14:40-15:00 15:00-15:30	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (Portland State University) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (imec) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (UFRGS, Brazil) Discussion Coffee break Session: Closing Keynote
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>)	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits Jie-Hong Roland Jiang (<i>National Taiwan University</i>)
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00 16:00-16:45	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>) BDD/ZDD-based Enumeration Techniques and Real-Life Applications	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00 16:00-16:45	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>)	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits Jie-Hong Roland Jiang (<i>National Taiwan University</i>)
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00 16:00-16:45	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>) BDD/ZDD-based Enumeration Techniques and Real-Life Applications	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (Portland State University) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (imec) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (UFRGS, Brazil) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits Jie-Hong Roland Jiang (National Taiwan University)
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00 16:00-16:45	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>) BDD/ZDD-based Enumeration Techniques and Real-Life Applications	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (<i>Portland State University</i>) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (<i>imec</i>) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (<i>UFRGS, Brazil</i>) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits Jie-Hong Roland Jiang (<i>National Taiwan University</i>)
14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00 16:00-16:45	Logic Synthesis and Automation for Memristive Memory Processing Unit Shahar Kvatinsky (Technion) CMOS Compatible 3D Integrated Memristive Memory Array Yusuf Leblebici (<i>EPFL</i>) Is It Logic or Memory? - Blurring the Gap Vijaykrishnan Narayanan (<i>Penn State</i>) Discussion Coffee break Session: Tutorials Ancilla Management for Quantum and Reversible Computation Martin Roetteler (<i>Microsoft</i>) BDD/ZDD-based Enumeration Techniques and Real-Life Applications	14:20-14:40 14:40-15:00 15:00-15:30 15:30-16:00	Computation with Structured and Unstructured Networks of Emerging Devices Christof Teuscher (Portland State University) Silicon Scaling by Exploiting the 3rd Dimension Julien Ryckaert (imec) Bringing Technology Information into Early Steps of Logic Synthesis Andre Inacio Reis (UFRGS, Brazil) Discussion Coffee break Session: Closing Keynote Logic Synthesis of Recombinase-based Genetic Circuits Jie-Hong Roland Jiang (National Taiwan University)